



FIG. 1 (PRIOR ART)



Operating waveform during fuse programming






FIG. 3 (PRIOR ART)

Operating waveform during fuse verifying operation




FIG. 5 (PRIOR ART)




FIG. 6 (PRIOR ART)




FIG. 7 (PRIOR ART)





FIG. 8 (PRIOR ART)








FIG. 10




FIG. 12




FIG. 11




FIG. 13

15 Pseudo read control circuit (write side)




FIG. 14

16 Pseudo read control circuit (read side)




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19





FIG. 20










FIG. 23




FIG. 25




FIG. 26




FIG. 27




FIG. 28

FIG. 29




FIG. 30





FIG. 31

FIG. 32




FIG. 34

TYPE-B

FINm  
(FOUT, FOUTm-1)

"L" is set when FOUTm starts

bPCLK

PCLK

VSS

nodeB

BCRDY

N9

SW3

SW4

I38

I39

I40

I41

I42

NAND23

EFADDm

m=0, 1, 2, 3

The diagram shows a circuit block labeled "TYPE-B" which is repeated for m=0, 1, 2, 3. The block has three inputs: bPCLK, PCLK, and FINm (FOUT, FOUTm-1). Inside the block, bPCLK is connected to a switch SW3 and an inverter I39. PCLK is connected to a switch SW4 and a NAND gate NAND23. FINm is connected to a switch SW3 and a node labeled nodeB. nodeB is connected to inverter I38 and switch SW4. BCRDY is connected to switch SW4. The output of I38 is connected to inverter I39. The output of I39 is connected to inverter I40. The output of I40 is connected to inverter I41. The output of I41 is connected to inverter I42. The output of I42 is connected to NAND gate NAND23. The output of NAND23 is EFADDm. A signal "L" is set when FOUTm starts.

FIG. 34




FIG. 35




FIG. 36








FIG. 39




FIG. 40




FIG. 41




FIG. 42

**FIG. 43**




FIG. 44




FIG. 45

FIG. 47

Logic diagram of a NAND32 gate. The gate has two inputs: TMVERIFY and CRDY. The output of the NAND32 gate is connected to a bus that branches into four outputs: I59, I60, I61, and I62.

FIG. 48






FIG. 49




FIG. 50




FIG. 51